Energy consumption is an important concern in modern multicore processors. The energy consumed during the execution of an application can be minimized by tuning the hardware state utilizing knobs such as frequency, voltage etc. The existing theoretical work on energy minimization using Global DVFS (Dynamic Voltage and Frequency Scaling), despite being thorough, ignores the energy consumed by the CPU on memory accesses and the dynamic energy consumed by the idle cores. This article presents an analytical model for the performance and the overall energy consumed by the CPU chip on CPU instructions as well as the memory accesses without ignoring the dynamic energy consumed by the idle cores. We present an analytical framework around our energy-performance model to predict the operating frequencies for global DVFS that minimize the overall CPU energy consumption within a performance budget. Finally, we suggest a scheduling criteria for energy aware scheduling of memory intensive parallel applications.
Introduction
While Silicon is available in abundance to build processors, the energy required to power them is not. Energy consumption and performance turn out to be the two most important and contradicting design criteria for the modern multicore processors [1, 17, 10] . The practice of dealing with the two contradicting goals by optimizing one while imposing a threshold on the other leads to two flavors of energy-performance optimization called the laptop problem and the server problem. In the laptop problem, the goal is to maximize the performance given a fixed energy budget and in the server problem, the goal is to minimize the energy consumption given a fixed performance budget [2, 19] . We deal with the server problem in this article.
The energy consumed by a CMP(Chip Multi Processor) is an increasing function of the operating voltage and frequency of the chip and can be reduced by reducing one of them. Dynamic Voltage and Frequency Scaling (DVFS) is thus a popular energy minimization technique for multicore platforms.
While the raison d'etre of a multicore platform is to maximize the performance by maximizing the parallelism, the inherent parallelism of a workload is not easy to determine. It is thus becoming increasingly common to divide an application into a set of parallel tasks with precedence constraints so as to make the possible parallelism explicit. We consider a task dependency graph [12, 20] as our model for the workload. Often when we think of parallelism, we think of performance gains and we tend to ignore its ramifications on energy consumption. The fact that we can gain performance by increasing parallelism allows one to save energy by reducing frequency without violating a performance constraint. Gerards et al formalized the problem of energy consumption for task graphs in their recent article [15] and studied the interplay between global DVFS and scheduling of parallel applications to minimize the CPU energy consumption. An interesting find of their work is that using a single clock frequency during the execution of an application does not lead to optimal energy consumption and they present an approach for varying the frequency during execution to minimize energy. The frequency is varied according to the variations in the amount of parallelism and a separate frequency is assigned to each number of active cores (parallelism).
The analytical model of [15] for energy consumption and performance, however, completely ignores the energy consumed by the CPU while it waits for data accesses to the main memory. Since it does not account for the time overhead of the access latency of memory, it can lead to an imprecise estimate of the slack between the time to completion and the given performance budget. The CPU energy optimization techniques that save energy by decreasing the operating frequencies of the cores at the cost of an increased delay need to be tuned to account for the memory access latencies. Precisely accounting for the memory access delays of the application helps exploit the slack and avoids an over optimistic selection of operating frequencies. Another assumption in [15] is that the frequency of the idle cores can be brought down to zero by techniques like clock gating. This is not always possible in reality, the idle cores can't be completely shut down and do consume some dynamic energy. In this article, we present a new model for the energy and performance of multicore systems that accounts for the energy consumed by the CMP while waiting for memory accesses in addition to the energy consumed on CPU instructions without ignoring the dynamic energy consumed by the idle cores. We provide an analytical framework around our energy-performance model to predict the operating frequencies for global DVFS to minimize the overall CPU energy consumption of a given application.
Related Work: A common approach to reduce the energy consumption of an application is to reduce the operating frequency of the cores [21, 11, 22] which incurs a cost in terms of increased execution time. Most of the theoretical work on the energy-delay trade off deals with the local DVFS [18, 8, 13] , where every core's voltage and frequency can be set separately. We study the problem of energy minimization under a performance constraint using global DVFS where the voltage and frequency are set for the entire chip. While local DVFS has more freedom in choosing clock frequencies and can therefore save more energy, it is not easy to implement [6] . Global DVFS being easier and cheaper to implement leads to much simpler and practical algorithms for choosing the frequencies for energy optimization problem. The relationship of parallelism with energy and performance was first studied by Sangyeun and Melhem in [7] . In their recent paper, Gerards et al [15] show that using a single clock frequency during the execution of a parallel application with precedence constraints does not lead to optimal energy consumption and present an approach for varying the frequency during execution to minimize energy. Li in his pioneering work [14] presents heuristic algorithms for energy optimization that treat scheduling and frequency selection as two independent subtasks performed one after the other. Further, Gerards et al [15] show that the tasks of determining a schedule and frequencies that together minimize the energy consumption should not be considered separately and study the relation between the two. They define a scheduling criterion for energy optimization and show how to determine frequencies that minimize energy consumption. They characterize a schedule in terms of parallelism, which gives for each number of cores the number of clock cycles for which exactly that many cores are active. Given a schedule, this model abstracts from the tasks and their precedence constraints and determines a clock frequency for each "number of active cores".
Outline of the paper: The rest of the paper is organized as follows. Section 2 describes the system, the application and the power model under consideration. Section 3 formulates the energy optimization problem as a constrained convex optimization problem. Section 4 describes how memory accesses of a given application affect the optimal frequencies for energy optimization. In Section 5, we give analytical formulas for optimal frequencies for memory intensive workloads. Finally, Section 6 concludes the paper along with some research questions for future.
Model
Our application and system model is similar to the one presented in [15] . The model presented here differs from that of [15] in considering the memory accesses as being part of workload and the treatment of idle cores.
Application:
We consider an application running on a multicore processor. The application itself consists of a set T of N tasks, denoted by T 1 , .....T N . We consider an overall deadline t budget for the entire application. A task T i is characterized by two attributes, namely: the compute workload: cw i and the data workload . The compute work load is the number of clock cycles required to perform the computations of the task. The data workload is the number of memory accesses a task has to make during its execution. We assume an application wide parameter called data to CPU quotient d which is the ratio of data to compute workloads of the application. It can be viewed as the number of memory accesses per CPU instruction cycle of the application. For a task T i with compute workload of cw i , its data workload can be inferred as the product of cw i and d. We assume that the memory accesses of a task are distributed uniformly throughout the task. The application can be depicted as a labeled DAG (Directed Acyclic Graph) where nodes represent the tasks and the (Directed ) edges represent the precedence constraints (Figure 1 in Appendix). Each node carries a label depicting the CPU workload cw i of the associated task.
Computing Platform: The Application runs on a Chip Multiprocessor system with M > 1 homogeneous processing cores. All the cores have similar capabilities and run at the same frequency. Instead of using a single frequency throughout the application, we assume that the frequency can be changed at any time. We assume a frequency function φ : R + → R + which maps a given point in time to the frequency to be used at that time. Unlike [15] , we do not assume that the frequency of inactive cores can be brought down to zero using clock gating. Therefore, one can not ignore the dynamic power consumption of inactive cores. We instead assume that the inactive cores run at the same frequency as the active cores, but their average activity factor is much less compared to the active cores.
Power: As is common in literature, we consider two components of power, the dynamic power and the static power. Assuming f is the frequency of all the cores at some time t, the dynamic power of an active core at time t can be expressed as an increasing function of frequency as follows:
The constant c1 > 0 is a characteristic of the computing platform and the exponent α is a constant(≥ 2). At any given point in time, an inactive core consumes relatively less dynamic power owing to its reduced activity factor. We model this difference in dynamic power of active and inactive cores by assuming that the constant c1 for inactive cores is less than the c1 for active cores. Assuming c1 to be the constant for inactive cores such that the ratio K = c1 c1 < 1, the dynamic power of an inactive core can be expressed as:
The static power which is a function of voltage can also be expressed as an affine function of frequency (since voltage and frequency are almost linearly related) as follows:
At a given point in time, with m active cores running at an operating frequency of f , the total power of the processor chip can be expressed as:
where M is the total number of cores on the chip. Expressing c1 as Kc1, the equation for the total power with m cores active at frequency f is:
This is a convex and increasing function in f . From this point on, we will denote [m + k(M − m)] as m for the sake of brevity. Dividing equation 1 on both sides by f gives energy per CPU cycle which we will denote asp m henceforth
In [15] , Gerards and others use the convex nature of the power function to prove that for an interval during which a constant number of cores are active, a constant frequency is optimal in terms of energy consumption.
Before we go into the details of selecting the optimal frequencies in our model, we take a short diversion to understand what an interval (t1, t2) in our model looks like and how the presence of memory accesses during an interval change the dynamics of energy optimization. In any interval during the execution in our model, all the active cores are performing some memory accesses uniformly interleaved with the CPU instruction cycles. Therefore, not all of the CPU cycles produced during such an interval can be counted towards the work done (instructions) by the CPU. Moreover the time spent on memory accesses is independent of frequency whereas the time spent on executing the instructions can be increased (decreased) by decreasing (increasing) the frequency. DVFS schemes for energy optimization exploit this ability to stretch an interval by decreasing the frequency to minimize energy consumption at the cost of increased delays. An interval with memory accesses can be thought of as composed of many springs with some rigid material placed between them. Applying a force (a change in frequency) can only compress or decompress the springs and the rigid material (memory accesses) does not yield at all to the changes in frequency. Only a portion of interval containing instruction cycles and memory accesses can be stretched by decreasing the frequency thus leading to a lesser potential for reduction in energy by decreasing the frequency. Coming back to the question of the optimal frequencies for an interval in our model during which a fixed number of cores are active, one can divide such an interval into many CPU only intervals separated by memory accesses stacked between them. Applying Lemma 1 of [15] on each such interval, we deduce that we can use the same constant clock frequency during each such CPU only intervals. What we are left to decide is the frequencies to be used during memory accesses. We may wish to bring the frequency further down during these portions of the interval to get some energy savings. But the assumption that the memory accesses are uniformly interleaved throughout does not leave much room for reduction as the overhead of changing the frequency uniformly throughout the interval can offset the potential energy savings. We therefore stick to the idea of using a constant frequency for an interval during which a fixed number of cores are active.
Parallelism and Energy-Performance model: The overall energy consumption of an application can be expressed in terms of the amount of parallelism. In interest of brevity, we refer the reader to go through [15] to fully appreciate the concept of power modeling in terms of parallelism. For an application with N tasks running on a processor with M cores, its amount of parallelism for a given schedule can be defined formally as a vector [w 1 , w 2 , ...w m ...w M ], where w m is the total number of CPU cycles for which exactly m cores are active. Using the idea that a constant frequency for a fixed number of cores (parallelism) leads to an optimal energy consumption,the task of global DVFS for energy optimization is reduced to finding a vector f = [f 1 , f 2 , ...f m ...f M ] of frequencies where f m is the optimal frequency to be used when m cores are active. Energy consumed when m cores are active can be expressed as the product of energy per cyclep m from equation2 and w m . Thus the total energy consumption of the application without considering the memory accesses can be expressed as:
For a given amount of parallelism w m , w m d accesses to memory are made, where d is the application wide data to CPU workload ratio. The CPU keeps clocking at a frequency f m for the duration of these w m d memory accesses. If t a is the latency of memory accesses, (w m d)t a is the duration for which the CPU waits for memory accesses. The additional cycles expended per core on memory accesses for w m is thus w m dt a f m . Replacing w m with w m + w m d t af m in the energy equation 3 leads to a new energy equation that accounts for the CPU energy consumed not only on the actual CPU work done but also the addition clock cycles expended on waiting for the memory accesses.
The time to completion of an application for a given schedule can also be expressed in terms of parallelism. The time taken when considering memory accesses has a frequency dependent and a constant component. The constant component of the time to completion is the memory overhead of the application. The time to completion in terms of parallelism is:
Energy Optimization
Given an application and its schedule, the problem of energy optimization under a performance constraint can be formulated as one of finding an optimal set of frequencies,
corresponding to the parallelism, w = [w 1 , w 2 , ...w m ...w M ]. Denoting as t budget , the deadline or the performance constraint of the application, the problem of energy minimization can be expressed as:
Substituting the energy per cycle functionp m in equation 6 with its expansion in equation 2, we get:
Note that the decision variable f = [f 1 , f 2 , .....f M ] can only take positive values, i.e. f ∈ R M + , thus making both the objective function and the constraint of the optimization problem(equation 7) convex [4] . The solution to this problem is only a matter of typing in a few lines of code in any convex optimization solver.
Memory accesses and the optimal frequencies
The main goal of this work is to study the effect of memory accesses on CPU energy consumption and how does their presence alter the optimal frequencies. Gerards et al show in [15] that for any given number of active cores m, the frequency f m is inversely proportional to α √ m. In this section, we will investigate how do the optimal frequencies relate to the memory intensity (data to CPU workload ratio, d) of an application and whether and how the relationship between optimal frequencies and the number of active cores change in the presence of memory accesses. Recall that in addition to accounting for the energy consumption on memory accesses, we also account for the dynamic energy consumed by idle cores in our model. Lemma 1. On a given hardware platform the unconstrained minimizer [f 1, f 2, ....f M ] of energy is same for all the applications with a fixed data to CPU workload ratio.
Proof. The unconstrained optimization problem is:
According to the optimality condition for unconstrained convex function [4] , Gradient ∇(E T otal ) = 0 at the optimal point. Due to the separable nature of the objective function, one can easily get optimal f m for m active cores by equating to zero the derivative of m th summand of the objective w.r.t. f m . One can get f m by:
thus, f m can be obtained by solving the following polynomial:
The workload term w m gets canceled out. The only characteristic of the application in this polynomial is its memory intensity d, all other terms in the coefficients are characteristics of the underlying hardware on which the application runs. Hence all applications with a given memory intensity d running on a given hardware platform will have same optimal value for f m . The same holds true for all the other frequencies.
A deadline constraint can change the optimal frequencies if the unconstrained minimizer does not meet the deadline. The frequencies however should have some relationship to each other based on their relative number of active cores (parallelization). Proof. For an arbitrary pair n, m ∈ {1, 2, ....M } with w m , w n > 0, both f m and f n are positive, hence there exists a positive constant x such that f m = xf n . Let t n,m be the total time for which n or m cores are active. One can increase one of f n or f m and decrease the other such that the total time t n,m , remains constant. The total time t n,m can be expressed in terms of f n and f m as:
Substituting t n,m for t n,m − w m dt a − w n dt a each of f m and f n can be expressed as a function of x as follows:
Let E n,m be the total energy consumed by the CPU during the time t n,m .
Rearranging the terms, we get:
As highlighted in equation 12, the total energy E n,m is composed of three components, the first two terms constitute the CPU energy consumed on the memory accesses, the next two terms constitute the CPU energy consumed on CPU instructions and rest of the terms constitute the static energy which is independent of number of active cores. Note that each of the three components is convex and nondecreasing in [f m , f n ], and f m and f n are convex [4] in x, thus making these components convex functions of x. We can therefore find the optimal ratio x = fm fn which minimizes the total energy E n,m , by evaluating
Making dEn,m dx = 0, we get:
Memory Accesses
Making the first component of 13 labeled 'Memory Accesses' zero, we get x that minimizes the energy spent on memory accesses. Similarly making the second and the third components of equation 13 labeled 'CPU instructions' and 'Static Energy' zero respectively, we get x that minimizes the energy spent on CPU instructions and x that minimizes the static energy respectively. Let us represent by x mem , x CP U and x static , the values of x that minimize the energy consumed on memory accesses, CPU instructions and static energy respectively. Thus we have, The implication of theorem 1 is that the presence of memory accesses affects the frequency selection in two ways. First the memory accesses add to the CPU energy consumption a dynamic component which increases more sharply with frequency than the dynamic energy consumed on CPU instructions, thus pushing the optimal ratio further away. Second, it adds to the total energy consumption a static component that varies linearly with frequency and this component is minimized when fm fn = 1. The minimizer of the overall energy tends to be closest to the minimizer of the most dominating component in the mix. It is well known that the static energy despite being an unavoidable portion of the overall energy is a much smaller component of the total energy compared to the dynamic energy. In rest of this section, we focus our attention on the dynamic energy component of the overall energy.
Lemma 2. for an optimal solution f = [f 1, f 2, ....f M ] to the constrained energy optimization problem(equation 7) without the static energy, the following holds for every pair n, m ∈ {1, 2, ....M } with w m , w n > 0:
Refer the Appendix for the proof. This Lemma shows the relationship between the frequencies for two different parallel regions of a given schedule of an application. This is in contrast to the corresponding relationship in [15] , which is,
Having a relationship between the optimal frequencies for different parallel regions of a schedule, the next natural step is to be able to analytically relate an optimal frequency for a parallel region to the optimal frequency of the serial region. Lemma 3 gives such a relation for α = 2.
Lemma 3. For α = 2, the ratio x m = fm f 1 , of the optimal frequency f m for a parallel region of the schedule with m active cores and the optimal frequency f 1 for the serial region is a solution to the following cubic equation:
where 1 is a constant equal to KM + (1 − K)
Refer the appendix for the proof. Note that it is possible for a schedule to have no serial region at all (w 1 = 0). The purpose of expressing x m in terms of f 1 and m is to help understand by how much does the frequency for a given parallelization differ from f 1 . One can think of f 1 as a reference frequency for a given hardware and application combination such that each of the optimal parallel frequencies f m is related to f 1 by a multiplicative factor x m . Coming back to equation 16, the coefficient of the cubic term is a product of the parallelization m , the memory characteristic 2dt a of the workload and the critical serial frequency f 1 and the memory intensity of the application. For the sake of analysis, we call the term 2dt a f 1, the memory overload factor. Plotting m . So, as memory overhead increases, the optimal frequency for m active cores tends to be inversely proportional to 3 √ m. Without accounting for the memory accesses or for CPU intensive applications on the other hand the optimal frequency for m active cores is inversely proportional to 2 √ m. Thus accounting for memory accesses does not allow as much reduction in frequencies for parallel regions as predicted by the model in [15] . This confirms that the energy savings predicted by [15] are over optimistic especially in the case of memory intensive applications (with a high memory intensity, d) running on a slow hardware (with a high access delay, t a ) on a tight performance budget (with a high critical frequency, f 1 ). In general, from theorem 1 and generalizing the above exposition, it can be established that the optimal frequency for m active cores for a memory intensive application (with αdT a f 1 sufficiently large) is inversely proportional to alpha+1 √ m.
Frequency Selection and Scheduling criteria for memory intesive workloads
In this section, we look at the problem of frequency selection for a memory intensive application analytically to investigate the relationship between optimal frequencies and the distribution of workload or schedule of the application. As demonstrated in Section 4, the optimal frequency f m for a memory intensive application considering only the dynamic energy is inversely proportional to α+1 √ m and one can consider the existence of a reference frequency such that each of the optimal frequencies can be expressed as a product of and applying KKT conditions we get:
Refer Lemma 5 in the appendix for the proof.
Schedule We should make an observation about the makespan [5] (commonly used as a performance measure of scheduling algorithms). Gerards et al show in [15] that defining the makespan of an application as the number of CPU cycles required, instead of the time required to run the application (S = M m=1 w m ) gives us a definition independent of frequency. Accounting for the CPU cycles produced during memory accesses, the definition of makespan becomes M m=1 w m +w m dt a f m which is not independent of frequency.
Scheduling Criteria: The reference frequency is the largest of all the optimal frequencies and the dynamic energy is an increasing function of frequencies. Thus minimizing the minimum allowed reference frequency minimizes the dynamic energy. Therefore, when looking for a schedule that minimizes the energy under a performance constraint, one should pick the one which minimizes the minimum allowed reference frequency. Therefore a schedule that minimizes the following quantity is optimal in terms of energy consumption:S w m is the sum of the parallelism vector. Note that the above scheduling criteria is different from the one suggested in [15] which suggests minimizing S = M m=1 π m w m , which the authors define as the weighted makespan. Traditionally, scheduling algorithms minimize the makespan [3, 9, 16] and Gerards et al compare the traditional performance measure which is makespan with their scheduling criteria to suggest that minimizing the weighted makespan minimizes the energy consumption. The scheduling criteria we suggest here in contrast combines the criteria of [15] with that of the traditional measure.
Conclusion and Future Work
We have presented a comprehensive study on the frequency selection and workload distribution (scheduling) for energy optimization of memory intensive parallel workloads. In this work, we assume that all the tasks in a workload have the same data to CPU workload ratio. In future, we plan to extend this work by allowing the tasks to have different memory intensities. 
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